General-purpose Ethernet networking IP core implementing the media access control (MAC) and physical coding sublayer (PCS) layers of the Ethernet layered model. It relies on the FPGA device serial transceivers as the physical media attach (PMA) layer. The receive and transmit clients connect to the core using the standard AXI4-Stream interfaces. The core can be controlled by an embedded CPU using set of control and status registers.